**Research Article** 

# Short startup, batteryless, self-starting thermal energy harvesting chip working in full Accepted on 9th May 2017 clock cycle

Arun Kumar Sinha<sup>1</sup> 
<sup>M</sup>, Marcio Cherem Schneider<sup>2</sup>

<sup>1</sup>School of Electrical and Computer Engineering, EiT-M, Mekelle University, PO Box 231, Ethiopia <sup>2</sup>LCI-CTC, EEL, Federal University of Santa Catarina, Florianopolis, Santa Catarina, Brazil ⊠ E-mail: arun.kumar.sinha@unige.it

Abstract: The Internet of Things paradigm considers the deployment in the environment of a profusion of heterogeneous sensor nodes, connected in a complex network, and autonomously powered. Energy harvesting is the common proposed solution to supply such sensors, and many different sources such as light, mechanical vibrations, temperature differences can be considered individually or in combination. Specifically, a thermoelectric generator (TEG), taking advantage of the Seebeck effect, is able to harvest electrical power from a temperature gradient of a few degrees. This study presents a chip fabricated in 130 nm CMOS technology, designed to convert a typical 50 mV output from a TEG into 1 V. The batteryless design utilises both halves of a 50% duty cycle clock. Measurements have been performed by using a TEG, and an equivalent TEG model, i.e. voltage source (50 mV–200 mV) with a series resistance of 5 Ω. The result shows that the proposed prototype can extract 60% (at 50 mV) to 65% (at 200 mV) of the total available power. The energy harvester can self-start at 50 mV with a 2.8 ms startup time, which is a significant improvement over the past work.

# 1 Introduction

Thermal gradients exist in almost every environment and can be converted into usable electrical form used by humans in their daily life [1]. The thermoelectric generator (TEG) is one of the most suitable transducer for energy harvesting owing to its low cost and robustness [2]. These transducers have low open circuit voltage; however, sufficient available power for harvesting purposes [3]. The harvested power can be efficiently used by employing, a DC-DC converter to elevate the low-voltage generated by the TEG, to an appropriate voltage level at the load side. These DC-DC converters can be self-starting or it can be started by external means. A DC-DC converter can be used to power electronic circuits in a wearable devices, sensors node, often they can be used as a battery chargers etc.

A simplest self-starting DC-DC converter can be designed by using an oscillator coupled with a charge pump [4], the converter startup from 90 mV with a peak efficiency of 17%. A transformerbased discrete DC-DC converter is reported in [5], which can start from 60 mV and attains an efficiency of 72%. In [6], a 73% peak efficiency self-starting converter is reported, with a startup time >15 ms at 50 mV input. The work needs careful selection of the auxiliary inductor otherwise, the system can suffer from startup failure. A maximum peak power tracking-based harvesting system with 65% peak efficiency, which starts at 300 mV is reported in [7]. Bautista et al. [8], propose an energy harvester for multi-array TEGs; however, uses an external pre-charge voltage of 900 mV at the output capacitor for start-up and can give a peak efficiency of 61.1%. Converter reported in [9] starts from 100 mV and achieve an efficiency of 83.4%, providing an output voltage of 500 mV. A converter circuit for TEG with high-internal resistance is proposed in [10], it can self-start from 220 mV with 76% peak efficiency. Hernandez and Noije [11] report a fully integrated DC-DC converter, including inductors; however, can achieve an efficiency of 39% with 300 mV start-up, owing to the poor quality factor of on-chip inductors. An RF-based kick start TEG energy harvester has been reported in [12]. It uses an adaptive maximum power point tracking for TEG internal impedance matching, and simulation results shows that it can start from 50 mV with 65% peak efficiency. Recent work in [13-15], report energy harvesting prototypes with efficiency of 80, 57, and 58%, respectively, meant



ISSN 1751-858X Received on 21st December 2016 Revised 10th April 2017 E-First on 21st September 2017 doi: 10.1049/iet-cds.2016.0487 www.ietdl.org

to harvest energy from different energy sources, with different startup voltage and startup time. Therefore, self-starting voltage, startup time and efficiency of the converter circuit can be identified area of research.

This paper will present the design and measurement results of a converter prototype fabricated in 130 nm CMOS technology that can extract more than 50% of the maximum available power from a TEG [16]. In the present circuit, the startup is fully electric and integrated (except inductors), and it can provide a regulated output. The converter prototype utilises both half cycles of the 50% duty clock, and uses zero current switching (ZCS) technique to open and close the P-channel metal oxide semiconductor (PMOS) switches; this help to achieve a peak efficiency of 65% by this converter circuit. Measurement results confirm good improvement in the circuit startup time over work reported in literature. The novelty of this work includes dual power path structure to increase the efficiency, and integrating enhanced swing ring oscillator (ESRO) to improve the converter start-up time. The work also proposes a novel circuit design for the ZCS and control logic scheme to generate complementary clocks, and also current starved delay circuit to minimise power consumption.

The paper is organised as follows. Section 2 presents the overall system. Section 3 discusses about sizing the inductors for the main and auxiliary stage. Section 4 presents details on the oscillator and the charge pump employed for start-up of the converter. Section 5 discusses about the peripheral circuits, namely: current starved oscillators, zero-current-switching circuit, control logic and reference voltage generator with voltage monitors. Section 6 presents the measurement results, and finally Section 7 presents conclusion along with scope of future work is drawn.

# 2 Overall system

The overall architecture of the circuit is shown in Fig. 1. The TEG is modelled by a low-voltage source  $V_{\text{TEG}}$  and a series resistance  $R_{\text{TEG}}$ . The auxiliary converter ( $L_{\text{AUX}}$ ) is driven by a low-voltage starter (LVS). The LVS consists of a two-stage ESRO [17], and a 12-stage Dickson charge pump (DCP) [18]. The ESRO is potentially able to startup at around 30 mV in a fully integrated 130 nm CMOS technology. The DCP converts AC swing into a DC-voltage ( $V_{O, DCP}$ ), to power the first current starved ring



**Fig. 1** Simplified block diagram of the circuit along with essential blocks. NM-0, 1, 2 are the LVT NMOS switches and PM-1, 2, 3 are the LVT PMOS switches.  $RO_{CNTRL}$  is the disable signal for CSRO-1 when  $V_{DDi} > 1 V$ 



Fig. 2 Derivation proof by using topology

(a)  $V_{\text{IN}}$  is boosted by a factor M at the output  $V_{\text{OUT}}$  using switches NM1 and PM1. Output capacitor  $C_{\text{OUT}}$  is used to store charge,  $R_{\text{OUT}}$  is the load resistance, and  $R_{\text{SW}}$  is the switch resistance of NM1, (b) Extracted power by the main and auxiliary stage with different values of the inductors. This figure is plotted using (6) and dependent on switching time period  $T_{\text{SW}}$ , source power and internal impedance  $R_{\text{TEG}}$ .  $T_{\text{SW}}$  for main and auxiliary stage is taken as 10 and 40 µs, respectively

oscillator (CSRO-1). For  $V_{O, DCP} = 500$  mV, the CSRO-1 oscillates with a time period of 10 µs. CSRO-1 drives an auxiliary boost converter stage, and consists of a low Vt (LVT) N-channel metal oxide semiconductor (NMOS) switch NM0, a LVT on-chip diode connected NMOS (LPD), and an off-chip inductor  $L_{AUX}$ .

The  $L_{AUX}$  boosts the voltage at  $V_{DDi}$  to 600 mV. Because of power consumption by the blocks connected to  $V_{DDi}$  node, an auxiliary boost converter has to be considered; otherwise connecting  $V_{O, DCP}$  directly to the  $V_{DDi}$  will increase the minimum voltage to start the overall system. Connected to the  $V_{DDi}$  node is an on-chip capacitor of 1 nF. With this capacitor value, the peak-topeak ripple at  $V_{DDi}$  is around 40 mV. Once  $V_{DDi}$  reaches 600 mV, the blocks connected to  $V_{DDi}$  node starts to work; all blocks consume a total current of 1.5 µA at 600 mV and 4 µA at 1 V.

The second CSRO-2 (CSRO-2) provides a clock of 40 µs at 600 mV for the control logic circuit, which in turn generates complementary clocks to drive the LVT switches NM-1, 2. A ZCS block generates complementary pulses to close and open the LVT PMOS switches PM-1, 2. The ZCS block consists of a delay block that generate 16 delays to cover the 50-200 mV range of the TEG voltage. A sequential search algorithm was used to choose one of the delays, according to the rising or falling edge of the  $V_{\rm SWD1}/$  $V_{\text{SWD2}}$  polarity, with respect to,  $V_{\text{P}}/\overline{V_{\text{P}}}$  [6]. When  $V_{\text{OUT}}$  reaches to 600 mV, a LVT switch  $S_{\rm L}$  closes to allow charge sharing between the  $V_{\text{DDi}}$  and  $V_{\text{OUT}}$  node, further boosting to 1 V. In this work, the inductors,  $L_{\text{CNV1}}$  and  $L_{\text{CNV2}}$  are energised separately for two half cycles of the clock pulse [16]. Using this technique, it is possible to extract more than 50% of the maximum available power from the TEG, and lower the ripple at the load for a given load capacitor value. Reference voltages generated from nodes V<sub>DDi</sub> and V<sub>OUT</sub>, along with control logic circuit helps in voltage monitoring and voltage regulation.

In [19], a zero order model/approximation is derived to show the power that can be extracted from the source. Derivation proves that by using topology shown in Fig. 2a and with a 50% duty cycle, it is possible to extract a maximum of 37.5% of the available power in one half cycle. If both half cycles are used, as proposed in this work, the maximum output power that can be extracted is 75% of the available power.

### 3 Main and auxiliary converters

This section will present a mathematical equation, to size the main and auxiliary stage inductors,  $L_{CNV1, 2}$  and  $L_{AUX}$ . Consider in Fig. 2*a* that a current  $i_L$  flows, when switch NM1 is closed. Practically the  $i_L$  current after considering boundary conditions can be expressed as

$$i_{\rm L}(t) = \frac{V_{\rm TEG}}{R_{\rm SW} + R_{\rm TEG} + R_{\rm CNV1}} \left( 1 - \exp\left(-\frac{t(R_{\rm SW} + R_{\rm TEG} + R_{\rm CNV1})}{L_{\rm CNV1}}\right) \right).$$
(1)

In (1), the peak value of current ( $I_P$ ) will occur at  $t = T_{ON}$ ,  $R_{CNV1}$  is the internal resistance of the inductor  $L_{CNV1}$ , and  $R_{SW}$  is the resistance of the switch NM1. The boost factor  $M (=V_{OUT}/V_{IN})$  is related to  $I_O$  (load current) [20] as

$$M = 1 + \frac{V_{\rm IN} D_{\rm i}^2 T_{\rm SW}}{2I_{\rm O} \cdot L_{\rm CNV1}}.$$
 (2)

The average value of current  $I_{\rm O}$  through PM1 can be expressed as

$$I_{\rm O} = \frac{T_{\rm OFF} I_{\rm P}}{2T_{\rm SW}} = \frac{D_1 \cdot I_{\rm P}}{2(M-1)} \,. \tag{3}$$

In (3),  $(M-1) = T_{ON}/T_{OFF}$  [20]. The duty cycle ' $D_1$ ' in (3) can be substituted in (2), to express  $I_O$  as



**Fig. 3** Low-voltage starter – ESRO coupled with DCP

(a) In ESRO;  $L_1$  and  $L_2$  are off the shelf components. In DCP;  $C_{\text{DE}}$  is the equivalent capacitance presented by charge pump, and C and  $C_{\text{P}}$  are coupling and parasitic capacitance, respectively.  $V_{\phi}$  and  $\overline{V_{\phi}}$  are the peak voltage of the alternating signal and are complementary of each other, (b) In the equivalent model of DCP;  $V_{\text{I}}$  DCP is the voltage equivalent and  $R_{\text{T}}$  is the internal resistance of the charge pump. And  $C_{\text{RO}}$  and  $R_{\text{RO}}$  are the equivalent capacitance and the resistance of the CSRO-1, respectively. An on-chip diode with  $V_{\text{T}}$ =0.7 V is integrated at  $V_{\text{O}}$ , DCP node to protect the CSRO-1 from overvoltage

$$I_{\rm O} = \frac{I_{\rm P}^2 \cdot L_{\rm CNV_1}}{2(M-1)V_{\rm IN}T_{\rm SW}} \,. \tag{4}$$

In case of high gain, M >> 1, therefore,  $M - 1 \cong M$ ; whereas the available output power ( $P_{O}$ ) to the load is  $I_{O} \times V_{OUT}$ . Then it is possible to express (4) as

$$P_{\rm O} \simeq \frac{I_{\rm P}^2 \cdot L_{\rm CNV1}}{2 \cdot T_{\rm SW}}.$$
 (5)

In (5), the  $I_P$  can be substituted by  $i_L$  ( $t = T_{ON}$ ) given in (1), to express  $P_O$  as

$$P_{\rm O} \simeq \left(\frac{V_{\rm TEG}}{R_{\rm EQ}}\right)^2 \left(1 - \exp\left(-\frac{T_{\rm ON}R_{\rm EQ}}{L_{\rm CNV1}}\right)\right)^2 \frac{L_{\rm CNV1}}{2 \cdot T_{\rm SW}},\tag{6}$$

where in (6),  $R_{EQ} = R_{SW} + R_{CNV1} + R_{TEG}$ . Equation (6) is the  $P_O$  obtained from one half of the cycle ( $T_{ON}$ ), and it should be multiplied by 2, when the inductors are energised for both halves of a 50% duty cycle clock.

The W/L (µm/µm) of the switches present in the auxiliary and main stage are as follows; NM0: (48 × 4)/0.48, NM1, 2: (480 × 4)/ 0.12, PM1, 2: (120 × 4)/0.12, and PM3: (3 × 4)/0.12. There are trade-offs in choosing the aspect ratio of the NM1, two switches, because a lower value will give higher conduction losses; and a larger value can increase the dynamic power ( $P_{dyn}$ ), and static power ( $P_{stat}$ ) loss related to sub-threshold current leakage, when switches are OFF. At  $V_{DD} = 1$  V, the NM1, two switches has  $P_{dyn} =$ 57.12 nW, and  $P_{Stat} = 2.52 \mu$ W, this is acceptable considering the power budget of the circuit.

Equation (6) is used to select the value of inductors for the main stage and the auxiliary stage. The time period of CSRO-1 is 10  $\mu$ s at 0.5 V, and time period of CSRO-2 is 40  $\mu$ s at 0.6 V. The time period of CSRO-2 is larger than CSRO-1, to avoid losses during ZCS. The other parameters in (6) are:  $V_{\text{TEG}} = 50 \text{ mV}$ ,  $R_{\text{TEG}} = 5 \Omega$ ,  $R_{\text{CNV1}} = 0.6 \Omega$  (assumed),  $R_{\text{SW}}$  (NM0) at 0.5  $V = 15 \Omega$ , and  $R_{\text{SW}}$  (NM1, 2) at 1 V = 0.45  $\Omega$ . In the auxiliary stage the LPD diode has

*IET Circuits Devices Syst.*, 2017, Vol. 11 Iss. 6, pp. 521-528 © The Institution of Engineering and Technology 2017 a forward voltage drop  $V_{\rm DF} \cong 0.2$  V at peak current. In Fig. 2b,  $P_{\rm OUT}$  and  $P_{\rm DDi}$  is the power available to the load and blocks, respectively. From this figure, it can be observed that, in order to extract the maximum power, two 100 µH inductors should be used in the main stage. Since the  $R_{\rm TEG}$  and  $T_{\rm SW}$  do not change during circuit operation, the maximum efficiency for this topology is achieved, once  $L_{\rm CNV1}$  is optimised by (6). It is worth noting that the losses in the inductors and switches reduces the maximum power extracted from 75 to 68% (85 µW of peak power for  $V_{\rm TEG} = 50$  mV). For auxiliary stage, any inductor from 100 to 500 µH, will be sufficient to power the peripheral. Next section will discuss in detail about the low-voltage starter block comprising of ESRO and DCP.

#### 4 Low-voltage starter for AC–DC conversion

Low-voltage starter consists of ESRO coupled with DCP, as shown in Fig. 3*a*. ESRO is chosen because it can start to oscillate from a very low voltage with a swing greater than  $V_{\rm IN}$ ; voltage swings of various oscillators are analysed in [21]. This makes the ESRO, a convenient choice in driving a poorly efficient on-chip DCP powering the CSRO-1. In Fig. 3*a*, the ESRO has two large aspect ratio, zero Vt (ZVT) transistors, MN<sub>1</sub> and MN<sub>2</sub>.  $L_1$  and  $L_2$  are external inductors with internal resistance  $R_1$  and  $R_2$ , respectively. In Fig. 3*a* the capacitance ( $C_2$ ) seen by the gates of MN<sub>1, 2</sub> transistors is  $C_2 = MN_{1, 2}$  gate capacitance +  $C_{\rm DE}$ . Let  $g_m$ ,  $g_{ms}$  and  $g_{md}$  be the gate, source and drain transconductance of ZVT transistors MN<sub>1, 2</sub>. Let  $L_P$  and  $R_P$  be the parallel equivalent of  $L_1$ and  $R_1$ , respectively.

The small signal transfer function for the ESRO is given by

$$\frac{V_{\text{OUT}_1}}{V_{\text{OUT}_2}} = -\frac{g_{\text{m}}}{sC_2 + (G_{\text{P}} - jX_{\text{P}}) \cdot (A_0 + jB_0)} 
= -\frac{g_{\text{m}}}{G_{\text{P}}A_0 + X_{\text{P}}B_0 + j(\omega C_2 + B_0 G_{\text{P}} - X_{\text{P}}A_0)}.$$
(7)

In transfer function (7),  $A_0 = 1 - L_2 C_2 \omega^2$ ;  $B_0 = \omega C_2 R_2$ ;  $G_P = g_{md} + (1/R_P)$ ;  $X_P = 1/\omega L_P$ . When imaginary part of (7) is equated to zero, the oscillation frequency of ESRO will be

$$\omega_0 = \frac{1}{\sqrt{L_2 C_2 + L_P C_2 (1 + R_2 G_P)}}.$$
(8)

In (8),  $L_P \cong L_1$  and  $R_2G_P \ll 1$  for high-Q inductors therefore ESRO oscillation frequency can be expressed as

$$f_0 = \frac{1}{2\pi\sqrt{C_2 L_1 (K+1)}},\tag{9}$$

where,  $K = L_2/L_1$ . Oscillation in ESRO will happen when  $g_m$  is greater than the real part of the transfer function (7). On solving, condition (10) can be derived

$$\frac{g_{\rm ms}}{g_{\rm md}} - \left(1 + n \left[ \left(1 + \frac{1}{g_{\rm md} R_{\rm P}} \right) \frac{1}{K+1} \right] + \frac{C_2 R_2}{g_{\rm md} L_1} \right] > 0.$$
(10)

In (10),  $R_P = \omega_0 \cdot Q_1 \cdot L_1$ , where  $Q_1$  is  $L_1$  quality factor, and n is the transistor slope factor. In (10), it is worth noting that the value of  $C_2$  is in pF and  $g_{md}$  is in mA/V, therefore  $C_2 \ll g_{md}L_1$ irrespective of the  $R_2$  value. Expression (10) is an approximate condition for the required  $g_{ms}/g_{md}$  ratio (voltage gain in the common-gate configuration), that can start oscillation in the ESRO [17].

Fig. 3*a* also shows the diagram of a Dickson-based voltage multiplier [18], in which the diode is a gate to source connected ZVT transistor with W/L = 4/0.42 (µm/µm), and N is the number of multiplier stages. In the equivalent DCP shown by Fig. 3*b*,  $V_{I, DCP}$  is given as

Table 1 Parameter along with their values for ESRO and I
--



Fig. 4 Quality factor of external inductors in ESRO affects the startup voltage and the peak to peak voltage swing (a) Plot of V<sub>IN</sub> versus extracted g<sub>ms</sub>/g<sub>md</sub> ratio. The g<sub>ms</sub> and g<sub>md</sub> are extracted from a derivative of the output characteristics corresponding to the same gate, source and drain voltage. Note that increasing value of  $g_{ms}/g_{md}$  will increase chances of oscillation, because condition in (10) is strongly satisfied, (b) Function  $f(K, R_P)$  represents the left hand side of (10). Plot shows that with inductor 0.47 and 1 mH, oscillation is more likely than 1.2  $\mu$ H, for the greater value of K, (c) Oscillation frequency versus  $K = L_2/L_1$ . In this plot the estimated value of  $C_2 = C_{DE} + C_{gate}(MN_{1,2}) = 25 \text{ pF}$ , (d) Plot shows that the charge pump output drops when oscillation frequency decreases. The charge pump output on the large extent depends upon the peak voltage swing  $V_{\phi}$  from ESRO

$$V_{\text{I,DCP}} = N \cdot \left[ \frac{C \cdot V_{\phi}}{C + C_{\text{P}}} \right] - (N+1) \cdot n \cdot U_{\text{T}} \ln \left[ 2 \left( 1 + \frac{I_{\text{L}}}{I_{\text{S}}} \right) \right], \quad (11)$$

In (11), diode forward voltage drop is replaced by load current  $I_{\rm L}$  and saturation current  $I_{\rm S}$ . The  $R_{\rm T}$  in Fig. 3b is given as

$$R_{\rm T} = N \left[ \frac{1}{(C + C_{\rm P}) f_0} + \frac{n \cdot U_{\rm T}}{2I_{\rm S} (1 + (I_{\rm L}/I_{\rm S}))} \right].$$
 (12)

In (11), and (12),  $U_{\rm T} = 26 \text{ mV}$  is the thermal voltage at 25°C. Net DCP output voltage,  $V_{O, DCP}$  can be expressed as

$$V_{\rm O,DCP} = \frac{R_{\rm RO}}{R_{\rm T} + R_{\rm RO}} \cdot V_{\rm I,DCP}.$$
 (13)

The aspect ratio of the diode connected transistor is small, therefore  $C_{\text{DE}}$  can be closely approximated as

$$C_{\rm DE} \simeq \frac{C + C_{\rm P}}{2} \times \frac{N}{2} \,. \tag{14}$$

In (14), C is the coupling capacitor and  $C_P$  is the parasitic capacitance, usually  $C >> C_P$ . Equations (9)–(14) are used to minimise the value of the input voltage. The optimisation of ESRO coupled with DCP, is done by software simulation; such optimisation is discussed in [22]. The optimisation yields the parameter values given in Table 1. The extracted value of  $g_{md}$  for the aspect ratio of  $MN_{1, 2}$  mentioned in Table 1 remain close to 4.1 mA/V, for an input voltage range of 10-50 mV.

Fig. 4a shows a plot between the extracted value of  $g_{\rm ms}/g_{\rm md}$ versus for a ZVT transistor with  $W/L = 4.2/0.42 \,\mu\text{m}/\mu\text{m}$ . The quality factor of external inductors in ESRO affects the startup voltage and the peak to peak voltage swing; this will change the DCP output loaded by CSRO-1. Fig. 4b shows the plot of (10), for has been measured at 1 MHz and 500 kHz using an LCR metre. In Fig. 4b the value of  $g_{\rm ms}/g_{\rm md}$  is equal to 1.57, this corresponds to 20 mV supply voltage (according to Fig. 4a). Fig. 4b shows that the large value inductor is more likely to oscillate than small value inductor, because it strongly satisfies the condition given by (10). However, according to (9), large value inductor decreases the frequency of ESRO oscillation  $(f_0)$ , this is shown in Fig. 4*c*. In Fig. 4d, the DCP output is plotted for a frequency range of

three values of the inductors.  $R_{\rm P}$  for three different inductor values

100 kHz-100 MHz, for each of the three inductors. From Fig. 4d, it can be observed that DCP output falls with decreasing frequency, and minimum startup voltage can be achieved only with the large value inductor. This is a trade off in the ESRO coupled with DCP.

A voltage of 0.45 V at the output of DCP is sufficient to power the CSRO-1, driving an auxiliary inductor. Therefore,  $L_1 = 0.47$ mH, and  $K \cong 5$  is chosen for the ESRO. With these values, the oscillator can start to oscillate from 30 mV, and the overall circuit will start when input reaches 50 mV. Next section will briefly discuss the design of the peripheral circuits' essential in driving  $L_{\text{AUX}}$  and  $L_{\text{CNV1}, 2}$ .

### 5 Peripheral circuits

The peripheral circuits consist of two CSROs, ZCS circuit, control logic and reference generator with node sensing network (voltage monitors). The careful design of these blocks is very important for power management; all blocks should consume small value of supply current, because it can affect the efficiency of the overall system. Moreover, voltage regulation is important because when the available power increases, a constant voltage has to be maintained on the load side.

#### 5.1 Current starved ring oscillator-1, 2

The schematic of CSRO is shown in Fig. 5a, it consists of chain of ring oscillators and a bias current circuit, which contains a high-



**Fig. 5** *CSRO, ZCS and Control logic circuit (a) CSRO circuit schematic. The inverters: INV1, INV2 and INV3 are implemented with minimum width and length.*  $R = 8 M\Omega$  is a high-value on-chip resistance [23], (b) ZCS scheme to ON/OFF the switch PM1, 2, (c) Delay circuit, is implemented with Tox = 52 Å transistors. N = 16 is the number of such delay circuits, (d) Control logic block is responsible for voltage regulation and clocks generation

Table 2	Transistors size in CSRO-1, 2. W/L is in (μm/μm)									
W/L	<i>M</i> <sub>6</sub>	<i>M</i> <sub>5</sub>	<i>M</i> <sub>4</sub>	<i>M</i> <sub>3</sub>	<i>M</i> <sub>2</sub>	<i>M</i> <sub>1</sub>				
1	4/4	4/4	4/4	4/2	2/2	4/4				
2	4/4	4/4	4/4	8/4	4/4	4/4				

value resistor R, to feed the oscillator. Table 2 shows the values of the aspect ratio used in the two oscillators.

#### 5.2 ZCS network

The ZCS technique is used to open the PMOS switches, when the current through inductors  $L_{CNV1, 2}$  reduces to zero. The ZCS problem and its solutions are widely discussed and reported in literature elsewhere [6-8]. The circuit shown in Fig. 5b implements ZCS for both the half cycles, based on the concept presented in [6]. A static D-flip flop is used to sense the change in the polarity of  $V_{\text{SWD1}}$  and  $V_{\text{SWD2}}$  at the rising edge of clock pulse  $V_{\text{P}}$  and  $\overline{V_{\text{P}}}$ . The D-flip flop runs a 4-bit counter to select one of the delay through the 16-line multiplexer. To cover 50-200 mV range, a delay range of 0.57-2.25 µs is selected. In the delay block, a current starved arrangement shown in Fig. 5c is used to limit power consumption. For a range of 50-200 mV, 4-bit will give a resolution of 10 mV, which is suitable for the present TEG. A logical NAND operation is performed with the main clocks CLK and  $\overline{\text{CLK}}$ , to shape the control pulse for PM1, 2 switches. Due to close circuit loop, the  $V_{\rm P}$ and  $\overline{V_{\rm P}}$  is dynamically adjusted to a position till there is no change in the polarity of  $V_{\text{SWD1, 2}}$ . Simulation result shows that a delay of 1.5 ps (between  $V_P/\overline{V_P}$  and  $V_{SWD1}/V_{SWD2}$ ), will be sufficient to sense the change in polarity, at an appropriate instant of time. Therefore, in Fig. 5b,  $C_R = 0.21$  pF and inverters have been used for 1.5 ps delay.

### 5.3 Control logic

The detailed circuit diagram of the control logic block is shown in Fig. 5*d*. The main function of this block is to generate complementary clocks, and to regulate voltage at the load end. The  $V_{\text{DDi}}$  and  $V_{\text{OUT}}$  nodes are checked for two voltages 0.6 and 1 V, by the reference circuit and the node sensing networks. Voltage

comparators [23], working in weak inversion, enable or disable the gates, whenever the two voltage levels are reached. To keep the  $V_{OUT} = 1$  V under different value of load resistance, a comparator-3 (Comp-3) with 100 mV hysteresis bandwidth [23], provides the gated regulation scheme to the load resistance. As shown by the flowchart in Fig. 6, comp-3 senses the load voltage; once the output voltage is charged up to be >1 V by  $V_{TC+}$ , the CSRO-2 is disabled through the gate. The load current is supplied by the  $C_{OUT}$  till the output voltage is discharged to be <1 V by  $V_{TC-}$  = 50 mV, and then CSRO-2 is enabled again.

#### 5.4 Reference generator and sensing node

In the present design, simple voltage reference circuit less sensitive to process variation, is desirable. The circuit configuration shown in Fig. 7*d*–*a*, is used as reference generator. To sense  $V_{\rm DDi}$  and  $V_{\rm OUT}$  node voltages, the circuit configurations shown in Figs. 7*d*–*b* and *d*–*c*, are used. Fig. 7*e* shows the corner simulation waveform of the reference voltages with respect to node voltages,  $V_{\rm DDi}$  and  $V_{\rm OUT}$ . The figure shows that,  $V_{\rm R0}$  (tt)=0.26 V, and at the two extreme corners:  $V_{\rm R0}$  (sf)=0.28 V,  $V_{\rm R0}$  (fs)=0.24 V. This is acceptable in the present design. Next section will present the measurement results from the energy harvesting prototype.

#### 6 Measurement results

Fig. 8*a*, shows the picture of the die realising the proposed circuit in 130 nm CMOS technology. The main circuit area is 0.8 mm × 0.82 mm. The area of the PCB is 5 cm × 6 cm and is shown in Fig. 8*b*. The prototype is in 28-pin DIP package. The efficiency of the converter circuit is measured by using a TEG from Tellurex (model G1-1.0-127-1.27), with sensitivity and internal resistance of 25 mV/K and 5  $\Omega$ , respectively. To measure the transient response



Fig. 6 Flowchart to show the scheme of voltage regulation in the energy harvesting chip. VTC + = VTC - = 50 mV



**Fig. 7** *Circuit configurations for reference generation and corresponding corner simulation* (*d-a*) NMOS devices based reference voltage generator, NM-3 is a LVT device with W/L = 3/1 (µm/µm), and NM-4 is a standard Vt device with W/L = 0.16/0.12 (µm/µm),  $C_0 = 2$  pF, (*d-b*) Resistance ladder for sensing  $V_{DDi}$  node, (*d-c*) Resistance ladder for sensing  $V_{OUT}$  node,  $C_1 = 0.1$  pF [23], (*e*) Plot of reference voltages with respect to voltages  $V_{DDi}$  and  $V_{OUT}$ . Magnitude of the resistors are in M $\Omega$ . Meaning of corners are: tt-typical typical; ff-fast fast; sf-slow fast; sf-slow, and ss-slow slow

![](_page_5_Figure_4.jpeg)

Fig. 8 Picture of the die realising the proposed circuit in 130 nm CMOS technology

(a) Photo of the die implementing the circuit shown in Fig. 1, (b) Photo of PCB for testing the prototype, (c) Measurement setup to measure power performance of the prototype, where T is the room temperature

of the converter circuit, a source unit (HP<sup>®</sup> 3245A), and a 5  $\Omega$  resistance in series, is used to emulate the TEG model.

The values of the off-chip components used in the present work are:  $C_{OUT} = 100 \text{ nF}$ ,  $L_{CNV1, 2} = 100 \mu\text{H}$ ,  $L_{AUX} = 330 \mu\text{H}$ , ESRO:  $L_1 = 0.47 \text{ mH}$  and  $L_2 = 2.2 \text{ mH}$ . A 50 k $\Omega$  potentiometer ( $R_{OUT}$ ) was connected to the output of the chip. On load side, the peak to peak ripple voltage is 50 mV with 100 nF output capacitor, considering  $T_{SW}$  (main stage/CSRO-2) = 42  $\mu$ s at 1 V.

Fig. 8c shows the measurement setup used for the converter characterisation. With a constant temperature on the cold plate, the temperature of the hot plate is incrementally increased. The open

circuit voltage is measured using a high-impedance multimetre ( $V_{\rm OC}$ ), to match the temperature difference with the open circuit voltage of this TEG. After taking readings, the multimetre is removed, wires to the PCB are connected, and the voltage at the load side is measured with an oscilloscope.

The efficiency  $\eta$  is herein defined as

$$\eta = \frac{P_{\rm OUT}|_{V_{\rm OUT} = 1\,\rm V}}{P_{\rm AV}} \times 100\%,\tag{15}$$

IET Circuits Devices Syst., 2017, Vol. 11 Iss. 6, pp. 521-528 © The Institution of Engineering and Technology 2017

![](_page_6_Figure_0.jpeg)

Fig. 9 Measured ESRO oscillation for (a)  $V_{TEG} = 30 \text{ mV}$ , (b)  $V_{TEG} = 50 \text{ mV}$ 

![](_page_6_Figure_2.jpeg)

Fig. 10 Response of the chip

(a) Measured waveforms of the voltages within the thermal harvesting circuit during startup from a 50 mV input voltage, (b) Measured waveforms of the voltages within the thermal harvesting circuit during startup from a 100 mV input voltage, shows the regulated output, (c) Load transient response for  $V_{\text{TEG}} = 100 \text{ mV}$ ,  $t_{\text{r}}$  is the load transient response time, (d) Diagram showing the available power and the extracted power from the TEG, same figure also shows the efficiency

where,  $P_{AV} = V_{TEG}^2/4R_{TEG}$ , and  $V_{OUT}$  is the voltage across the load which is around 1 V in this work. However,  $V_{OUT}$  is dependent on the reference generator susceptibility to process variation.

In the present circuit the auxiliary stage starts as soon the ESRO + DCP power the CSRO-1; this shortens the circuit transient settling time compared with [6]. Figs. 9*a* and *b* shows ESRO oscillation, 30 mV is the minimum voltage which will start ESRO only. 50 mV is the voltage which will start overall circuit to power up the load resistance. Figs. 10*a* and *b*, shows the measured waveform at the output, in response to an input voltage  $V_{\text{TEG}} = 50$  and 100 mV. Fig. 10*a*, show the response of the chip when  $V_{\text{TEG}} = 50$  mV. It shows that the  $V_{\text{DDi}}$  and  $V_{\text{OUT}}$  closes at 600 mV and the output is boosted to 1 V. Current and power consumed by the low-voltage starter are 0.1 mA and 5  $\mu$ W, respectively.

Fig. 10*b*, shows another response of the chip when  $V_{\text{TEG}} = 100$  mV. In this figure the load is half of the maximum value with  $V_{\text{OUT}} = 1$  V. The figure shows working of the gated regulation by the comparator threshold voltages  $V_{\text{TC}+}$  and  $V_{\text{TC}-}$ , which regulate the load voltage to an average value of 1 V. The maximum value of load obtained at 50 mV is 74 µA and at 100 mV is 0.31 mA.

Load transient measurement is performed to evaluate the converter performance [24]. Fig. 10c shows the transient response captured by the oscilloscope, when a load is connected through a

switch. Ripple is observed at no load, then a transient time  $(t_r)$  of 2 ms is observed when switch is closed, after which converter stabilises to maintain a constant load voltage. Thus, Figs. 10a-c, show that the prototype chip is working according to the design specifications.

Fig. 10*d* shows the plot of measured extracted power from the available power, at different value of  $V_{\text{TEG}}$ . The  $V_{\text{TEG}}$  value represents a temperature difference of 2 to 8°K across the TEG surface. Same figure shows an efficiency which varies from 60 to 65% at 50 and 200 mV, respectively. These results are close enough with the derivation on the extraction of maximum power from available power in [19].

As derived from mathematical equations in [19], that in case of an ideal converter the maximum harvesting efficiency is 75%, for this type of architecture. The overall efficiency is decreased since there is the power loss due to non-ideal switches, non-ideal boost inductors, and peripheral circuits etc. Therefore, the difference between the ideal case and the measured results are acceptable.

An approximate power estimation using circuit simulation to match with the measurement result at 50 mV is presented here: total available power  $\cong 125 \,\mu\text{W}$  (100%), measured power at load (extracted power) = 74  $\mu\text{W}$  ( $\cong 60\%$ ), power loss because of inductor and switching resistance = 9  $\mu$ W, converter circuit power

|--|

Specification	[6]	[7]	[9]	[10]	[13] <sup>a</sup>	[14] <sup>b</sup>	[15]	This work
process, nm	65	180	180	65	180	180	130	130
startup voltage, mV	50	300	100	220	140	350	70	50
startup time	>15 ms	X	X	10.5 ms	>280 s	>60 s	1.5 s	<5 ms
efficiency, %	73 (peak)	65 (peak)	83.4 (peak)	76 (peak)	80 (peak)	57 (end to end)	58 (end to end)	65 (peak)
regulated output voltage	1.2 V	1.8 V	0.5 V	1.3 V	1 V	1.8 V	1.2 V	1 V
output power @ V <sub>TEG</sub>	1.22 mW @ 200 mV	0.27 mW @ 300 mV	1 mW @ 100 mV	20.42 µW @ 220 mV	1 μW @ 620 mV	1 mW	17 μW @ 70 mV	1.3 mW @ 200 mV

<sup>a</sup>Intended to harvest energy from solar cell.

<sup>b</sup>Intended to harvest energy from TEG, photo voltaic cell and microbial fuel cell.

consumption = 4  $\mu$ W, parasitic and switching power losses = 7  $\mu$ W, total power lost = 20  $\mu$ W.

During measurement, ten chips were tested and three chips were showing peak efficiency of 65%, two chips were showing the peak efficiency of 58%, and remaining five showed the peak efficiency in between these extremes.

Table 3 shows a comparison of this work with the recent available works. The main advantage of using a dual boost structure is the small value of ripple at the load side that can be obtained with a low value of the output capacitor, this reduces the device volume. However, it also results in disadvantage because it increases the inductor count by one, as SMD inductor is costly therefore overall cost increases.

#### 7 Conclusion and scope of future work

In this paper an energy harvester for a TEG is presented; the prototype is fully integrated (excluding inductors and load capacitor) with self-starting capability. It can provide 1 V output with a peak efficiency of 65% and can startup in short time. The present work can be further improved by pushing startup to a lower voltage, i.e. 20-30 mV, as well by increasing the efficiency of the overall circuit. Moreover, a mechanism to turn off the low-voltage circuit can be implemented to save the circuit power consumption.

#### **Acknowledgments** 8

The authors acknowledge gratitude to Prof Daniele D. Caviglia, Dr Abhishek Sharma, and Rafael R. Radin for their support to this work. The authors also express gratitude to MOSIS foundry service, for facilitating the fabrication of the circuit under MEP research program, and also to CNPq for Post-doctoral scholarship.

#### 9 References

- Bell, L.E.: 'Cooling, heating, generating power, and recovering waste heat with thermoelectric systems', *Science*, 2008, **321**, (5895), pp. 1457–1461 Ahiska, R., Mamur, H.: 'A review: thermoelectric generator in renewable [1]
- [2] energy', Int. J. Renew. Energy Res., 2014, 4, (1), pp. 128-136
- Bhatnagar, V., Owende, P.: 'Energy harvesting for assistive and mobile [3] applications', *Energy Sci. Eng.*, 2015, **3**, (3), pp. 153–173 Bassi, G., Colalongo, L., Richelli, A., *et al.*: '100 mV–1.2 V fully-integrated
- [4] DC-DC converters for thermal energy harvesting', *IET Power Electron.*, 2013, **6**, (6), pp. 1151–1156
- Shuttleworth, R., Simpson, K.: 'Discrete, matched-load, step up converter for [5] 60-400 mV thermoelectric energy harvesting source', IET Electron. Lett., 2013, 49, (11), pp. 719-720
- Weng, P.S., Tang, H.Y., Ku, P.C., et al.: '50 mV-Input batteryless boost [6] converter for thermal energy harvesting', IEEE J. Solid State Circuits, 2013, 48, (4), pp. 1031-1041

- Chen, M., Zhao, M., Liu, Q., et al.: 'Ultra-low power boost converter with [7] constant on-time-based MPPT for energy harvesting applications', J. Circuits Syst. Comput., 2014, 23, (2), pp. 1450027-1–1450027-14
- Bautista, S.C., Eladawy, A., Mohieldin, A.N., et al.: 'Boost converter with [8] dynamic input impedance matching for energy harvesting with multi-array thermoelectric generators', IEEE Trans. Ind. Electron., 2014, 61, (10), pp. 5345-5353
- Chen, P.-H., Fan, P.M.-Y.: 'An 83.4% peak efficiency single-inductor multiple-output based adaptive gate biasing DC-DC converter for thermoelectric energy harvesting', *IEEE Trans. Circuit Syst.-I*, 2015, **62**, (2), [9] pp. 405-412
- Das, A., Gao, Y., Kim, T.T.H.: 'A 76% efficiency boost converter with 220 [10] mV self-startup and 2 nW quiescent power for high resistance thermo-electric
- energy harvesting'. European Solid-State Conf., 2015, pp. 237–240 Hernandez, H., Noije, W.N.: 'Fully integrated boost converter for thermoelectric energy harvesting in 180 nm CMOS', *Analog Integr. Circuits Signal Process.*, 2015, **82**, (1), pp. 17–23 Wang, C., Li, Z., Zhao, K., *et al.*: 'Efficient self-powered convertor with [11]
- [12] digitally controlled oscillator-based adaptive maximum power point tracking and RF kickstart for ultralow-voltage thermoelectric energy harvesting', IET Circuit Devices Syst., 2016, 10, (2), pp. 147–155 Damak, D.E., Chandrakasan, A.P.: 'A 10 nW–1  $\mu W$  power management IC
- [13] with integrated battery management and self startup for energy harvesting applications', *IEEE J. Solid State Circuits*, 2016, **51**, (4), pp. 943–954
- [14] Bautista, S.C., Huang, L., Sinencio, E.S.: 'An autonomous energy harvesting power management unit with digital regulation for IoT applications', IEEE J. Solid State Circuits, 2016, 51, (6), pp. 1457-1474
- [15] Goeppert, J., Manoli, Y.: 'Fully integrated startup at 70 mV of boost converters for thermoelectric energy harvesting', IEEE J. Solid State Circuits, 2016, 51, (7), pp. 1716-1726
- Sinha, A.K., Schneider, M.C.: 'Efficient, 50 mV startup, with transient [16] settling time <5 ms, energy harvesting system for thermoelectric generator', *IET Electron. Lett.*, 2016, **52**, (8), pp. 646–648 Machado, M.B., Schneider, M.C., Montoro, C.G.: 'On the minimum supply
- [17] voltage for mosfet oscillators', IEEE Trans. Circuits Syst.-I, 2014, 61, (2), pp. 347-357
- Pan, F., Samaddar, T.: 'Charge pump circuit design' (Mc Graw-Hill, New [18] York, NY, USA, 2006)
- Sinha, A.K., Radin, R.L., Caviglia, D.D., et al.: 'An energy harvesting chip [19] designed to extract maximum power from a TEG'. LASCAS 2016, Florianopolis, Brazil, 2016, pp. 367-370
- Basso, C.P.: 'Switch-mode power supplies spice simulations and practical designs' (Mc raw-Hill, New York, NY, USA, 2008) [20]
- [21] Teh, Y.K., Mok, P.K.T.: 'Design consideration of recent advanced low-voltage CMOS boost converter for energy harvesting'. European Conf. on Circuit Theory and Design (ECCTD), Trondheim, Norway, 2015, pp. 1-4
- Cabrini, A., Gregori, S., Torelli, G.: 'Integrated charge pumps: a generalized [22] method for power efficiency optimisation', IET Circuit Devices Syst., 2016, 10, (1), pp. 12–19 Baker, R.J.: 'CMOS circuit design, layout, and simulation' (A John Wiley and
- [23] Sons, Inc., Publication, New Jersy, NJ, USA, 2005)
- AN-1733 Load transient testing simplified, Application report, Texas [24] Instrument, [Available online], November 2007